Design & Reuse
Partner Highlight

New Products

KiviCore
Post-Quantum Cryptography - Key Encapsulation IP Core (ML-KEM)
Arasan Chip Systems Inc.
eUSB 2.0 PHY IP
Certus Semiconductor
Radiation-Hardened GPIO, ODIO and LVDS Interface in SkyWater 90nm
VeriSilicon Microelectronics (Shanghai) Co., Ltd.
VeriSilicon LTE Cat1.bis RF IP
FortifyIQ, Inc.
FortifyIQ High-Performance Hybrid Classical and Post-Quantum High-assurance (SCA/DPA/FIA resistant) Cryptography IP Core (ECC/RSA, ML-KEM, ML-DSA)

Blogs

Fortune & Great Place To Work Name Cadence to 2025 World’s Best Workplaces List
Cadence Design Systems, Inc.
Cadence Design Systems, Inc.
New Ultra-Fast Debug Solution for Palladium Emulation with Verisium Debug
Cadence Design Systems, Inc.
Cadence Design Systems, Inc.
Industrial gateway for IO-Link to build smarter connectivity
MosChip Technologies, USA
Ambuj Nandanwar
MosChip Technologies, USA
A Shared Commitment to Energy-Efficient AI
TSMC
Aveek Sarkar
TSMC
10 Tips for First-Pass Silicon Success in AI Chip Development
Synopsys, Inc.
Frank Schirrmeister, Rita Horner, Todd Koelling
Synopsys, Inc.
The Power of Shifting Left: Cadence Accelerating Innovation with Arm
Cadence Design Systems, Inc.
Arif Khan
Cadence Design Systems, Inc.
ML-KEM explained: Quantum-safe Key Exchange for secure embedded Hardware
KiviCore
KiviCore
Accelerating System Design with Real-Time Simulation, Powered by AI Physics
Cadence Design Systems, Inc.
Cadence Design Systems, Inc.
Why What Where DIFI and the new version 1.3
Chip Interfaces ApS
Piotr Koziuk
Chip Interfaces ApS
How Edge AI is Transforming Medical Diagnostics
Key ASIC
Key ASIC
What Is A Foundry? The Hidden Hero Of Semiconductor Manufacturing
Rapidus Corporation
Accelerating Your Development: Simplify SoC I/O with a Single Multi-Protocol SerDes IP
Key ASIC
Key ASIC

Articles

ST silicon photonics and BiCMOS technologies: the winning portfolio for AI optical interconnects
STMicroelectronics
STMicroelectronics
AI in VLSI Physical Design: Opportunities and Challenges
Japesh Kumar, Qualcomm
AI-Driven and Traditional Approaches to Accident Scenario Reconstruction
Vayavya Labs
Nitin Swamy
Vayavya Labs
From Theory to the Field: Why Side-Channel Protection Defines Post-Quantum Security
PQSecure Technologies
PQSecure Technologies
PCIe 5.0: The universal high-speed interconnect for High Bandwidth and Low Latency Applications Design Challenges & Solutions
Innosilicon Technology Ltd
Innosilicon Technology Ltd
Design Approaches and Architectures of RISC-V SoCs
Maven Silicon
Maven Silicon
Implementation of Metal ECO using Mask Programmable Cell for Hold Timing Violations
eInfochips, Inc.
Dhanyakumar Shah,Dharmik Lakhani
eInfochips, Inc.
Unlocking the Power of Digital Twins in ASICs with Adaptable eFPGA Hardware
Menta
Menta
Bridging Design Verification Gaps with Formal Verification
Karim Waseem, Si-vision
Post-Quantum Cryptography: Why Open Source alone is Not Enough for Secure IP Deployment
PQSecure Technologies
Dr. Reza Azarderakhsh
PQSecure Technologies
The Blind Spot of Semiconductor IP Sales
CoreHW
Petri Heliö, Principal IC Designer
CoreHW
SWE-Bench-C Evaluation Framework
Vayavya Labs
Vayavya Labs
Asic Technology
Select your target foundry and technology
FPGA and eFPGA Corner
Select your target vendor and device
Today on Design And Reuse

bullet_arrow  d-Matrix and Andes Team on World's Highest Performing, Most Efficient Accelerator for AI Inference at Scale - November 17, 2025

bullet_arrow  Ceva Receives 2025 IoT Edge Computing Excellence Award from IoT Evolution World - November 17, 2025

bullet_arrow  AI's Speed Problem Sparks Light-Based Chip Revolution - November 17, 2025

bullet_arrow  Samsung & Nvidia: Rewiring Manufacturing With AI Megafactory - November 17, 2025

bullet_arrow  GlobalFoundries Reports Third Quarter 2025 Financial Results - November 17, 2025

bullet_arrow  Bluetooth Channel Sounding: The Next Leap in Bluetooth Innovation - November 17, 2025

Partner Highlight
Latest News Alerts